

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/563,120	01/03/2006	Kohichi Morino	R2184.0472/P472	8029
24998 DICKSTEIN S	7590 09/28/2007		EXAMINER	
1825 EYE STR	REET NW		O TOOLE, COLLEEN J	
Washington, D	C 20006-5403		ART UNIT	PAPER NUMBER
			2816	
			MAIL DATE	DELIVERY MODE
		•	09/28/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

	·				
	Application No.	Applicant(s)			
	10/563,120	MORINO ET AL.			
Office Action Summary	Examiner	Art Unit			
	Colleen O'Toole	2816			
The MAILING DATE of this communication appeared for Reply	opears on the cover sheet w	ith the correspondence address			
A SHORTENED STATUTORY PERIOD FOR REPI WHICHEVER IS LONGER, FROM THE MAILING [- Extensions of time may be available under the provisions of 37 CFR 1 after SIX (6) MONTHS from the mailing date of this communication. If NO period for reply is specified above, the maximum statutory period Failure to reply within the set or extended period for reply will, by statu Any reply received by the Office later than three months after the maili earned patent term adjustment. See 37 CFR 1.704(b).	DATE OF THIS COMMUNI .136(a). In no event, however, may a d will apply and will expire SIX (6) MON tte, cause the application to become AE	CATION. reply be timely filed NTHS from the mailing date of this communication. BANDONED (35 U.S.C. § 133).			
Status					
1) Responsive to communication(s) filed on <u>03</u>	January 2006				
2a) This action is FINAL . 2b) ⊠ Th	, , , , , , , , , , , , , , , , , , ,				
• = -	- · · · · · · · · · · · · · · · · · · ·				
closed in accordance with the practice under	Ex parte Quayle, 1935 C.E	D. 11, 453 O.G. 213.			
Disposition of Claims	•				
4) ☐ Claim(s) 1-11 is/are pending in the applicatio 4a) Of the above claim(s) is/are withdr 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 1-11 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/	awn from consideration.				
Application Papers					
9) The specification is objected to by the Examir 10) The drawing(s) filed on is/are: a) acceptant may not request that any objection to the Replacement drawing sheet(s) including the correction. The oath or declaration is objected to by the Examiration.	ccepted or b) objected to e drawing(s) be held in abeya ection is required if the drawing	nce. See 37 CFR 1.85(a). g(s) is objected to. See 37 CFR 1.121(d).			
Priority under 35 U.S.C. § 119					
a) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority document copies of the priority document as. Copies of the certified copies of the priority document application from the International Bure * See the attached detailed Office action for a list	nts have been received. nts have been received in A iority documents have beer au (PCT Rule 17.2(a)).	Application No n received in this National Stage			
Attachment(s)					
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No	Summary (PTO-413) (s)/Mail Date			
3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date <u>1/3/06</u> .	5) Notice of 6) Other:	Informal Patent Application			

Art Unit: 2816

DETAILED ACTION

Specification

1. The disclosure is objected to because of the following informalities: On page 12, line 22, the number "12" should be replaced by --11-- to agree with Figure 2.

Appropriate correction is required.

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 2. Claims 1-4 and 6 are rejected under 35 U.S.C. 102(b) as being anticipated by Matsuda et al. (U.S. Patent 5,861,771 as recited in the Information Disclosure Statement dated January 3, 2006, hereafter Matsuda).
- Claim 1: Matsuda teaches a semiconductor device (Figure 4) comprising:
- a high-breakdown-voltage regulator (7) configured to operate at a high input voltage (Vcc1);

a reference voltage generating circuit (41) structured as a low-breakdown-voltage component (voltage divided VR) and configured to receive an output voltage (VR) from the high-breakdown-voltage regulator (7) to generate a reference voltage (Vref);

a differential amplifier circuit (51) structured as another low-breakdown-voltage component (voltage divided VR) and configured to receive the output voltage (VR) from

Art Unit: 2816

the high-breakdown-voltage regulator (7) and the reference voltage (Vref) from the reference voltage generating circuit (41) to produce a drive voltage (Vc);

an output driver (63) structured as a high-breakdown-voltage component (via Vcc1) and configured to operated based on the drive voltage (Vc); and

resistors (R3 and R4) connected in series to the output driver (63) to divide an output voltage (Vcc2) of the output driver (63) and feed the divided voltage (Vf) back to the differential amplifier circuit (51).

Claim 2: Matsuda further teaches that the high-breakdown-voltage output driver (6) and the low-breakdown-voltage components (4 and 5) are MOS transistors with gate oxide films having a first thickness (column 2 lines 41-44).

Claim 3: Matsuda further teaches that the high- breakdown-voltage regulator is structured by a high-breakdown-voltage MOS transistor with a gate oxide film having a second thickness greater than the first thickness (inherent because the size of 4, 5, and 6 are reduced; column 2 lines 41-44).

Claim 4: Matsuda teaches that the output driver (63; Figure 4) is a P-channel MOS transistor (from Figure 4). Matsuda also teaches a diode (62 is a diode-connected transistor) inserted between the gate and the source of the P-channel MOS transistor (63) and having a breakdown voltage lower than an oxide breakdown voltage of the P-channel MOS transistor.

Art Unit: 2816

Claim 6: Matsuda further teaches that the output driver (63; Figure 4) is a P-channel MOS transistor (as seen in Figure 4), the semiconductor device further comprising a constant current inverter inserted between the differential amplifier circuit and the output driver, the constant current inverter comprising:

a constant current circuit (62) connected between a power supply line (Vcc1) and the output driver (63); and

a MOS transistor (61) controlled by the drive voltage output (Vc) from the differential amplifier circuit (51).

Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claims 5 and 7 are rejected under 35 U.S.C. 103(a) as being unpatentable over Matsuda.
- Claim 5: Claim 5 recites the same limitations as claim 4, but using an N-channel MOS transistor. It would have been obvious to one of ordinary skill in the art at the time the invention was made to have used an N-channel MOS transistor instead of a P-channel MOS transistor and therefore claim 5 is rejected for the same reasons as claim 4 above. The selection of something based on its known suitability for its intended use has been

Art Unit: 2816

held to support a *prima facie* case of obviousness. *Sinclair & Carroll Co. v. Interchemical Corp.*, 325 U.S. 327, 65 USPQ 297 (1945).

Claim 7: Matsuda further teaches that the output driver is a P-channel MOS transistor (63; Figure 4), the semiconductor device further comprising a constant current inverter (6) inserted between a power supply line (Vcc1) and the output driver (63), the constant current inverter (6) comprising:

a first N-channel MOS transistor (61) to which the reference voltage (Vref) generated by the reference voltage generator is supplied (via 51);

a first P-channel MOS transistor (62) connected in series to the first N-channel MOS transistor (61) to produce a constant current (mirrors current from 61);

a second P-channel MOS transistor (63) defining a constant current circuit under a current mirror configuration (mirrors current from 62); and Matsuda does not explicitly teach a second N-channel MOS transistor to which the drive voltage output from the differential amplifier circuit is supplied. However, it is known in the art to use self-biased MOS transistors to be resistive components R3 and R4. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have used a second N-channel MOS transistor to drive the voltage output from the differential amplifier for resistor R3. The selection of something based on its known suitability for its intended use has been held to support a *prima facie* case of obviousness. *Sinclair & Carroll Co. v. Interchemical Corp.*, 325 U.S. 327, 65 USPQ 297 (1945).

Art Unit: 2816

Claims 8 and 11 are rejected under 35 U.S.C. 103(a) as being unpatentable over Matsuda in view of Iravani (U.S. Patent 5,936,460). Matsuda teaches a semiconductor device (Figure 4) comprising:

a reference voltage generating circuit (41) configured to generate a reference voltage (Vref);

a differential amplifier circuit (51) configured to receive the reference voltage (Vref) and generates a drive voltage (Vc);

an output driver (63) configured to operate based on the drive voltage (Vc); resistors (R3 and R4) connected in series to the output driver (63) to divide an output voltage (Vcc2) of the output driver (63) and feed the divided voltage (Vf) back to the differential amplifier circuit (51). Matsuda does not teach a constant current circuit. Iravani teaches a constant current circuit (Figure 2) inserted between a power supply line (Vdd) and a combination of the reference voltage generating circuit (Iref1 connected to Vref of Matsuda) and the differential amplifier circuit (Iref2 connected to 61 of Matsuda). It would have been obvious to one of ordinary skill in the art at the time the invention was made to have used the current source taught by Iravani in the regulator circuit taught by Matsuda to provide a stable, noise-free output current (column 3 lines 58-59).

Art Unit: 2816

Claim 11: Iravani further teaches that the constant current circuit (Figure 2) is structured by multiple MOS transistors connected in series to form a multi-stage constant current circuit (61 of Matsuda is in series with m1 of Iravani).

5. Claims 9 and 10 are rejected under 35 U.S.C. 103(a) as being unpatentable over Matsuda and Iravani as applied to claim 8 above, and further in view of Menegoli et al. (U.S. Patent Application Publication 2004/0046532, hereafter Menegoli). Matsuda teaches the circuit as recited in claim 8 above. Matsuda does not teach that the constant current circuit (7; Figure 6) is structured by depression-mode or enhancement mode NMOS or PMOS transistor. Menegoli teaches that MOSFET transistors can be made either enhancement or depletion by adjusting the surface concentration of the channel region. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have used enhancement or depletion mode NMOS or PMOS transistors to adjust the threshold of the NMOS or PMOS transistors ([0020]).

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Colleen O'Toole whose telephone number is (571) 270-1273. The examiner can normally be reached on M-F 8:30-5:00pm EST.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Drew Richards can be reached on (571) 272-1736. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

CAO

/QUAN TRA/ PRIMARY EXAMINER AU 2816